

STM32L451xx Errata sheet

STM32L451xx device limitations

Applicability

This document applies to the part numbers of STM32L451xx devices listed in *Table 1* and their variants shown in *Table 2*.

Section 1 gives a summary and Section 2 a description of / workaround for device limitations, with respect to the device datasheet and reference manual RM0394.

Table 1. Device summary

Reference	Part numbers
STM32L451xx	STM32L451VE, STM32L451VC, STM32L451RE, STM32L451RC, STM32L451CE, STM32L451CC

Table 2. Device variants

Reference	Silicon rev	ision codes
Reference	Device marking ⁽¹⁾	REV_ID ⁽²⁾
STM32L451xx	Υ	0x2001

- 1. Refer to the device data sheet for how to identify this code on different types of package.
- 2. REV_ID[15:0] bit field of DBGMCU_IDCODE register. Refer to the reference manual.

September 2017 DocID030061 Rev 4 1/18

Contents STM32L451xx

Contents

1	Sum	mary of	device limitations	. 4
2	Desc	ription c	of device limitations	. 6
	2.1	Core		. 6
		2.1.1	Interrupted loads to stack pointer can cause erroneous behavior	6
	2.2	System		. 7
		2.2.1	Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled	7
		2.2.2	Possible incorrect code execution when transiting from SRAM2 to Flash memory	7
	2.3	FLASH		. 8
		2.3.1	Option validity error set after reset	8
	2.4	RCC		. 8
		2.4.1	HSI48 ready interrupt capability is not supported	8
	2.5	QUADS	PI	. 9
		2.5.1	Wrong data can be read in memory-mapped after an indirect mode operation	9
		2.5.2	First nibble of data is not written after dummy phase	9
	2.6	ADC		10
		2.6.1	Wrong ADC conversion results when delay between calibration and first conversion or between 2 consecutive conversions is too long	. 10
	2.7	COMP.		10
		2.7.1	Comparator outputs cannot be configured as open-drain	. 10
	2.8	TSC		.11
		2.8.1	Inhibited acquisition in short transfer phase configuration	. 11
	2.9	TIM16 .		.11
		2.9.1	HSE/32 is not available as TIM16 input capture if RTC is disabled or RTC clock source is not HSE	
	2.10	LPTIM .		.11
		2.10.1	Low-power timer 1 (LPTIM1) outputs cannot be configured as open-drain	. 11
	2.11	I2C		. 12
		2.11.1	Wrong behavior related with MCU Stop mode when wakeup from Stop mode by I2C peripheral is disabled	. 12



STM32L451xx Contents

3	Ravis	sion his	tory	17
		2.16.1	Full JTAG configuration without NJTRST pin cannot be used	16
	2.16	DBG .		. 16
		2.15.1	bxCAN time-triggered mode is not supported	16
	2.15	bxCAN		. 16
		2.14.2	MMC stream write of less than 7 bytes does not work correctly	15
		2.14.1	Wrong CCRCFAIL status after a response without CRC is received	15
	2.14	SDMM	D	. 15
		2.13.1	BSY bit may stay high at the end of a data transfer in slave mode	14
	2.13	SPI		. 14
		2.12.1	Low-power UART1 (LPUART1) outputs cannot be configured as open-drain	13
	2.12	LPUAR	Т	. 13
		2.11.4	10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave	13
		2.11.3	Spurious bus error detection in master mode	13
		2.11.2	Wrong data sampling when data set-up time (t _{SU;DAT}) is shorter than one I2CCLK period	



1 Summary of device limitations

The following table gives a quick references to all documented device limitations of STM32L451xx and their status:

A = workaround available

N = no workaround available

P = partial workaround available

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

Table 3. Summary of device limitations

Function	Section	Limitation	Status	
Function	Section	Limitation		
Core	2.1.1	Interrupted loads to stack pointer can cause erroneous behavior	Α	
System	2.2.1	Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled	Α	
	2.2.2	Possible incorrect code execution when transiting from SRAM2 to Flash memory	Α	
FLASH	2.3.1	Option validity error set after reset	Α	
RCC	2.4.1	HSI48 ready interrupt capability is not supported	Α	
QUADSPI	2.5.1	Wrong data can be read in memory-mapped after an indirect mode operation	Α	
	2.5.2	First nibble of data is not written after dummy phase	Α	
ADC	2.6.1	Wrong ADC conversion results when delay between calibration and first conversion or between 2 consecutive conversions is too long		
COMP	2.7.1	Comparator outputs cannot be configured as open-drain	N	
TSC	2.8.1	Inhibited acquisition in short transfer phase configuration	Α	
TIM16	2.9.1	HSE/32 is not available as TIM16 input capture if RTC is disabled or RTC clock source is not HSE		
LPTIM	2.10.1	Low-power timer 1 (LPTIM1) outputs cannot be configured as open-drain	N	
I2C	2.11.1	Wrong behavior related with MCU Stop mode when wakeup from Stop mode by I2C peripheral is disabled	Α	
	2.11.2	Wrong data sampling when data set-up time (t _{SU;DAT}) is shorter than one I2CCLK period	Р	
	2.11.3	Spurious bus error detection in master mode	Α	
	2.11.4	10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave	Α	
LPUART	2.12.1	Low-power UART1 (LPUART1) outputs cannot be configured as open-drain	N	

4/18 DocID030061 Rev 4

Table 3. Summary of device limitations (continued)

Function Se	Section	Limitation	Status
	Section		Rev. Y
SPI	2.13.1	BSY bit may stay high at the end of a data transfer in slave mode	Α
SDMMC	2.14.1	Wrong CCRCFAIL status after a response without CRC is received	Α
	2.14.2	MMC stream write of less than 7 bytes does not work correctly	А
bxCAN	2.15.1	bxCAN time-triggered mode is not supported	N
DBG	2.16.1	Full JTAG configuration without NJTRST pin cannot be used	А



2 Description of device limitations

2.1 Core

Errata notices for the ARM® Cortex® cores are available from http://infocenter.arm.com.

The limitations described in this section are related to the revision r0p1-v1 of the Cortex®-M4 FPU core.

2.1.1 Interrupted loads to stack pointer can cause erroneous behavior

This limitation is registered under ARM ID number 752419 as Cat 2, with minor impact to the silicon devices using this ARM core.

Description

An interrupt occurring during the data-phase of a single word load to the stack pointer (SP/R13) can cause an erroneous behavior of the device. In addition, returning from the interrupt results in the load instruction being executed with an additional time.

For all the instructions performing an update of the base register, the base register is erroneously updated on each execution, resulting in the stack pointer being loaded from an incorrect memory location.

The instructions affected by this limitation are the following:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

Workaround

As of today, no compiler generates these particular instructions. This limitation can only occur with hand-written assembly code.

Both issues can be solved by replacing the direct load to the stack pointer by an intermediate load to a general-purpose register followed by a move to the stack pointer.

Example:

Replace LDR SP, [R0] by

LDR R2,[R0]

MOV SP,R2

2.2 System

2.2.1 Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled

Description

When entering Stop mode with the temperature sensor channel and the associated ADC(s) enabled, the internal voltage reference may be corrupted.

The occurrence of the corruption depends on the supply voltage and the temperature.

The corruption of the internal voltage reference may cause:

- an overvoltage in V_{CORF} domain
- an overshoot / undershoot of internal clock (LSI, HSI, MSI) frequencies
- a spurious brown-out reset

The limitation applies to Stop 1 and Stop 2 modes.

Workaround

Before entering Stop mode

- disable the ADC(s) using the temperature sensor signal as input, and/or
- disable the temperature sensor channel, by clearing the CH17SEL bit of the ADCx_CCR register.

Disabling both allows consuming less power during Stop mode.

2.2.2 Possible incorrect code execution when transiting from SRAM2 to Flash memory

Description

When transiting from the SRAM2 to the Flash memory, a failure of loading null operands to prefetch buffer may happen, provided that the SRAM2 is accessed through its native address range from 0x1000 0000 to 0x1000 8000. Depending on the instructions placed at the entry point to the Flash memory and on memory alignment, the possible consequence is an incorrect execution or a hard fault.

The instruction in SRAM2 that precedes the potential failure described is:

BX Rm ; Jump or return from function call

Other types of code execution transiting from SRAM2 to Flash memory, such as other branching instructions or interrupt servicing, do not cause the issue.

Note that inserting wait states or enabling/disabling prefetch in the Flash memory do not prevent this failure from occurring.



Workaround

Insert two NOP instructions in the Flash memory code at any entry point for code transiting from SRAM2 to the Flash memory.

Example 1:

BL funC; Call of funC located in SRAM2

NOP ; Entry point - return from call of *funC* function

NOP Example 2:

Any instruction

NOP ; Entry point - target of a jump from SRAM2

NOP

2.3 FLASH

2.3.1 Option validity error set after reset

Description

On first production lot, the complement of one word inside the device configuration area is not correctly programmed. Although this word is not used for the device configuration, it is included in the test of configuration consistency after reset. As a consequence, the OPTVERR flag of the FLASH SR register is set.

When using HAL, this bit is tested prior to executing any Flash command and as a consequence, the FLASH_WaitForLastOperation() function fails.

This limitation is fixed on parts with the production date code 721 (inclusive) and later.

Workaround

As this limitation has no impact to the device functionality, the OPTVERR flag may be ignored or cleared.

When using HAL, calling the __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR) function after reset allows clearing the OPTVERR flag and then using HAL Flash access commands normally.

2.4 RCC

2.4.1 HSI48 ready interrupt capability is not supported

Description

HSI48 ready interrupt feature described in the reference manual is not supported. The bit HSI48RDYIE in the register RCC_CIER is stuck at 0. It is not possible to set it to interrupt the CPU when the oscillator is ready.



Workaround

After switching the HSI48 internal oscillator on by setting the bit HSI48ON in the RCC_CRRCR register, the software has to poll the HSI48RDY bit in the RCC_CRRCR register to know when the oscillator is ready to provide the clock to RNG and/or SDMMC and/or USB.

2.5 QUADSPI

2.5.1 Wrong data can be read in memory-mapped after an indirect mode operation

Description

Wrong data can be read with the first memory-mapped read request when the Quad-SPI peripheral entered in memory-mapped mode without reset of both LSB bits in the QUADSPI AR[1:0] address register.

Workaround

The QUADSPI_AR register must be reset just before entering in memory-mapped mode. This can be done in two different ways, depending on the current Quad-SPI operating mode:

- 1. Indirect read mode:
 - a) Reset the address register.
 - b) Make an abort request to stop the reading and clear the busy bit.
 - c) Enter in memory-mapped mode.
- 2. Indirect write mode:
 - a) Reset the address register.
 - b) Enter in memory-mapped mode.

Note: The QUADSPI_DR register should not be written after resetting the address register.

2.5.2 First nibble of data is not written after dummy phase

Description

The first nibble of data to be written to an external flash is lost if:

- QUADSPI is used in indirect write mode, and
- at least one dummy cycle is used

Workaround

Do not use dummy cycles for creating latency between address phase and data phase, in indirect write mode. Instead, use alternate bytes to substitute the dummy cycles. The same latency can be achieved if the number of dummy cycles to substitute with alternate-byte cycles is an integer multiple of the number of cycles required for transferring one alternate byte, as shown in the table:



QUADSPI mode	Number of cycles per alternate byte
4-data-line DDR	1
4-data-line SDR	2
2-data-line SDR	4
1-data-line SDR	8

For example, the latency corresponding to eight dummy cycles can be exactly substituted with one single alternate byte in 1-data-line SDR mode, but two alternate bytes are required in 2-data-line SDR mode. One single dummy cycle can only exactly be substituted in 4-data-line DDR mode, using one alternate byte.

2.6 ADC

2.6.1 Wrong ADC conversion results when delay between calibration and first conversion or between 2 consecutive conversions is too long

Description

When the delay between two consecutive ADC conversions is higher than 1 ms, the result of the second conversion might be incorrect. The same issue occurs when the delay between the calibration and the first conversion is higher than 1 ms.

Workaround

When the delay between two ADC conversions is higher than the above limit, perform two ADC consecutive conversions in single, scan or continuous mode: the first is a dummy conversion of any ADC channel. This conversion should not be taken into account by the application.

2.7 COMP

2.7.1 Comparator outputs cannot be configured as open-drain

Description

Comparator outputs are set in push-pull mode regardless of the configuration of corresponding GPIO outputs.

Workaround

None.

2.8 TSC

2.8.1 Inhibited acquisition in short transfer phase configuration

Description

The input buffer of the I/O is normally masked outside the transfer window time then sampled twice before being checked for acquisition. Such check is normally performed on the last TSC clock cycle of the transfer of charge phase. When the transfer of charge duration is less than three cycles the acquisition is inhibited.

Workaround

The following configurations are forbidden:

- 1. The PGPSC[2:0] field set to 000 and the CTPL[3:0] field to 0000 or 1111
- 2. The PGPSC[2:0] field set to 111 and the CTPL[3:0] field to 0000

2.9 TIM16

2.9.1 HSE/32 is not available as TIM16 input capture if RTC is disabled or RTC clock source is not HSE

Description

When the HSE/32 clock source is selected as input capture for the timer16 by setting TI1_RMP[2:0] = 101 into TIM16_OR1 register, the clock is not present if the RTC clock is not enabled and if the HSE RTC clock source is not selected.

Workaround

To get HSE/32 as input capture source for TIM16, the procedure to respect is:

- enable the power controller clock (bit PWREN = 1 in the RCC_APB1ENR1 register),
- 2. disable the VBAT backup domain protection (bit DBP = 1 in the PWR CR1 register),
- 3. enable RTC and select HSE as clock source for RTC (bits RTCSEL[1:0] = 11 and bit RTCEN = 1 in the RCC_BDCR register),
- 4. select the HSE/32 as input capture source for the timer 16 (TI1_RMP[2:0] = 101 into the TIM16_OR1 register).

2.10 LPTIM

2.10.1 Low-power timer 1 (LPTIM1) outputs cannot be configured as open-drain

Description

LPTIM1 outputs are set in push-pull mode regardless of the configuration of corresponding GPIO outputs.



Workaround

None.

2.11 I2C

2.11.1 Wrong behavior related with MCU Stop mode when wakeup from Stop mode by I2C peripheral is disabled

Description

When wakeup from Stop mode by I2C peripheral is disabled (WUPEN = 0) and the MCU enters Stop mode while a transaction is on-going on the I²C bus, the following wrong operation may occur:

- BUSY flag may be wrongly set when the MCU exits Stop mode. This prevents from initiating a transfer in master mode, as the START condition cannot be sent when BUSY is set.
 - This failure may occur in master mode of the I2C peripheral used in multi-master I2C-bus environment.
- 2. If I²C-bus clock stretching is enabled in I2C peripheral (NOSTRETCH = 0), the I2C peripheral may pull SCL low as long as the MCU remains in Stop mode, suspending all I²C-bus activity during that time. This may occur when the MCU enters Stop mode during the address phase of an I²C-bus transaction, in low period of SCL. This failure may occur in slave mode of the I2C peripheral or, in master mode of the I2C peripheral used in multi-master I²C-bus environment. Its probability depends on the timing configuration, operating clock frequency of I2C peripheral and the I²C-bus timing.

Workaround

Disable the I2C peripheral (PE=0) before entering Stop mode and re-enable it in Run mode.

2.11.2 Wrong data sampling when data set-up time (t_{SU;DAT}) is shorter than one I2CCLK period

Description

The I²C-bus specification and user manual specify a minimum data set-up time (t_{SU-DAT}) as:

- 250 ns in Standard-mode
- 100 ns in Fast-mode
- 50 ns in Fast-mode Plus

The I²C-bus SDA line is not correctly sampled when $t_{SU;DAT}$ is smaller than one I2CCLK (I²C-bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of slave address, data byte, or acknowledge bit.

Workaround

Increase the I2CCLK frequency to get I2CCLK period within the transmitter minimum data set-up time. Alternatively, increase transmitter's minimum data set-up time.

12/18 DocID030061 Rev 4



2.11.3 Spurious bus error detection in master mode

Description

In master mode, a bus error can be detected by mistake, so the BERR flag can be wrongly raised in the status register. This will generate a spurious Bus Error interrupt if the interrupt is enabled. A bus error detection has no effect on the transfer in master mode, therefore the I^2C transfer can continue normally.

Workaround

If a bus error interrupt is generated in master mode, the BERR flag must be cleared by software. No other action is required and the on-going transfer can be handled normally.

2.11.4 10-bit master mode: new transfer cannot be launched if first part of the address has not been acknowledged by the slave

Description

In master mode, the master automatically sends a STOP bit when the slave has not acknowledged a byte during the address transmission.

In 10-bit addressing mode, if the first byte of the 10-bit address (5-bit header + 2 MSBs of the address + direction bit) has not been acknowledged by the slave, the STOP bit is sent but the START bit is not cleared and the master cannot launch a new transfer.

Workaround

When the I2C is configured in 10-bit addressing master mode and the NACKF status flag is set in the I2C_ISR register while the START bit is still set in I2C_CR2 register, then proceed as follows:

- Wait for the STOP condition detection (STOPF = 1 in I2C ISR register).
- 2. Disable the I2C peripheral.
- 3. Wait for a minimum of 3 APB cycles.
- 4. Enable the I2C peripheral again.

2.12 LPUART

2.12.1 Low-power UART1 (LPUART1) outputs cannot be configured as open-drain

Description

LPUART1 outputs are set in push-pull mode regardless of the configuration of corresponding GPIO outputs.

Workaround

None.



2.13 SPI

2.13.1 BSY bit may stay high at the end of a data transfer in slave mode

Description

The BSY flag may sporadically remain high at the end of a data transfer in Slave mode. The issue appears when an accidental synchronization happens between the internal CPU clock and external SCK clock provided by the master.

This is related to the end of data transfer detection while the SPI is enabled in Slave mode.

As a consequence, the end of data transaction may be not recognized when the software needs to monitor it (e.g. at the end of session before entering the low-power mode or before direction of data line has to be changed at half duplex bidirectional mode). The BSY flag is unreliable to detect the end of any data sequence transaction.

Workaround

When the NSS hardware management is applied and the NSS signal is provided by the master, the end of a transaction can be detected by the NSS polling by the slave.

- If the SPI receiving mode is enabled, the end of a transaction with the master can be detected by the corresponding RXNE event signalizing the last data transfer completion.
- In SPI transmit mode, the user can check the BSY under timeout corresponding to the
 time necessary to complete the last data frame transaction. The timeout should be
 measured from TXE event signalizing the last data frame transaction start (it is raised
 once the second bit transaction is ongoing). Either BSY becomes low normally or the
 timeout expires when the synchronization issue happens.

When the aforementioned workaround is not applicable, the following sequence can be used to prevent the synchronization issue at SPI transmit mode:

- Write last data to data register
- 2. Poll TXE until it becomes high to ensure the data transfer has started
- 3. Disable SPI by clearing SPE while the last data transfer is still ongoing
- 4. Poll the BSY bit until it becomes low

The BSY flag now works correctly and can be used to recognize the end of the transaction.

Note:

The latter workaround can be used only when the CPU has enough performance to disable the SPI after the TXE event is detected while the data frame transfer is still ongoing. It is impossible to achieve it when the ratio between CPU and SPI clocks is low and in particular for short data frames.

2.14 SDMMC

2.14.1 Wrong CCRCFAIL status after a response without CRC is received

Description

The CRC is calculated even if the response to a command does not contain any CRC field. As a consequence, after the SDIO command IO_SEND_OP_COND (CMD5) is sent, the CCRCFAIL bit of the SDMMC STA register is set.

Workaround

The CCRCFAIL bit in the SDMMC_STA register shall be ignored by the software. CCRCFAIL must be cleared by setting CCRCFAILC bit of the SDMMC_ICR register after reception of the response to the CMD5 command.

2.14.2 MMC stream write of less than 7 bytes does not work correctly

Description

Stream write initiated with WRITE_DAT_UNTIL_STOP command (CMD20) does not define the amount of data bytes to store. The card keeps storing data coming in from the SDMMC host until it gets a valid STOP_TRANSMISSION (CMD12) command. The commands are streamed on a line separate from data line, with common clock line.

As the STOP_TRANSMISSION command is 48-bit long and due to the bus protocol, the STOP_TRANSMISSION command start bit must be advanced by 50 clocks with respect to the stop bit of the data bitstream.

Therefore, for small data chunks of up to 6 bytes, SDMMC hosts should normally operate such that, the start of the STOP_TRANSMISSION (CMD12) command streaming precedes the start of the data streaming.

STM32L4x3xx microcontrollers duly anticipate the STOP_TRANSMISSION command streaming start, with respect to the data bitstream end. WAITPEND (bit 9 of SDMMC_CMD register) must be set for this mechanism to operate.

However, a failure occurs in case of small data chunks of up to 6 bytes. Instead of starting the STOP_TRANSMISSION command 50 clocks ahead of the data bitstream stop bit, the SDMMC peripheral on STM32L4x3xx MCUs starts the command along with the first bit of the data bitstream. As the command is longer than the data, it ends a number of clocks behind the data that the STM32L4x3xx software intended to store onto the card by setting the DATALENGTH register. During the clocks in excess, the SDMMC peripheral keeps the data line in logical-one level.

As a consequence, the card intercepts more data and updates more memory locations than the number set in DATALENGTH. The spuriously updated locations of memory receive 0xFF values.

Workaround

Do not use stream write WRITE_DAT_UNTIL_STOP command (CMD20) with DATALENGTH set to less than 7.

Instead, use SET_BLOCKLEN command (CMD16) followed with single-block write command WRITE BLOCK (CMD24), with a desired block length.



2.15 bxCAN

2.15.1 bxCAN time-triggered mode is not supported

Description

The time-triggered communication mode described in the reference manual is not supported so time-stamp values are not available. TTCM bit must be kept cleared in the CAN_MCR register (time-triggered communication mode disabled).

Workaround

None.

2.16 DBG

2.16.1 Full JTAG configuration without NJTRST pin cannot be used

Description

When using the JTAG debug port in debug mode, the connection with the debugger is lost if the NJTRST pin (PB4) is used as a GPIO. Only the 4-wire JTAG port configuration is impacted.

Workaround

Use the SWD debug port instead of the full 4-wire JTAG port.

47/

STM32L451xx Revision history

3 Revision history

Table 4. Document revision history

Date	Revision	Changes
10-Feb-2017	1	Initial release.
30-Mar-2017	2	Change of document classification from ST Restricted to Public
26-May-2017	3	Added Section 2.3.1: Option validity error set after reset
07-Sep-2017	4	Added Section 2.2.2: Possible incorrect code execution when transiting from SRAM2 to Flash memory

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

47/

18/18 DocID030061 Rev 4