


N-channel 650 V, 0.79 Ω typ., 5 A MDmesh M2 Power MOSFET in a TO-220FP ultra narrow leads package

Datasheet - production data



Features

| Order code | V _{DS} | R _{DS(on)} max. | I _D |
|------------|-----------------|--------------------------|----------------|
| STFU9N65M2 | 650 V | 0.90 Ω | 5 A |

- Extremely low gate charge
- Excellent output capacitance (C_{oss}) profile
- 100% avalanche tested
- Zener-protected

Applications

- Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.




Figure 1: Internal schematic diagram

Table 1: Device summary

| Order code | Marking | Package | Packing |
|------------|---------|-----------------------------|---------|
| STFU9N65M2 | 9N65M2 | TO-220FP ultra narrow leads | Tube |

Contents

| | | |
|----------|--|-----------|
| 1 | Electrical ratings | 3 |
| 2 | Electrical characteristics | 4 |
| 2.1 | Electrical characteristics (curves)..... | 6 |
| 3 | Test circuits | 8 |
| 4 | Package information | 9 |
| 4.1 | TO-220FP ultra narrow leads package information..... | 9 |
| 5 | Revision history | 11 |

1 Electrical ratings

Table 2: Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|----------------|--|-------------|------------------|
| V_{GS} | Gate-source voltage | ± 25 | V |
| $I_D^{(1)}$ | Drain current (continuous) at $T_C = 25^\circ\text{C}$ | 5 | A |
| $I_D^{(1)}$ | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 3.2 | A |
| $I_{DM}^{(2)}$ | Drain current pulsed | 20 | A |
| P_{TOT} | Total dissipation at $T_C = 25^\circ\text{C}$ | 20 | W |
| V_{ISO} | Insulation withstand voltage (RMS) from all three leads to external heat sink ($t=1\text{ s}; T_C=25^\circ\text{C}$) | 2500 | V |
| $dv/dt^{(3)}$ | Peak diode recovery voltage slope | 15 | V/ns |
| $dv/dt^{(4)}$ | MOSFET dv/dt ruggedness | 50 | |
| T_j | Operating junction temperature range | - 55 to 150 | $^\circ\text{C}$ |
| T_{stg} | Storage temperature range | | |

Notes:

(1) Current limited by package.

(2) Pulse width limited by safe operating area.

(3) $I_{SD} \leq 5\text{ A}$, $dI/dt \leq 400\text{ A}/\mu\text{s}$, V_{DS} (peak) $\leq V_{(BR)DSS}$, $V_{DD} = 400\text{ V}$ (4) $V_{DS} \leq 520\text{ V}$

Table 3: Thermal data

| Symbol | Parameter | Value | Unit |
|----------------|-------------------------------------|-------|---------------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 6.25 | $^\circ\text{C}/\text{W}$ |
| $R_{thj-amb}$ | Thermal resistance junction-ambient | 62.5 | $^\circ\text{C}/\text{W}$ |

Table 4: Avalanche characteristics

| Symbol | Parameter | Value | Unit |
|----------|--|-------|------|
| I_{AR} | Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax}) | 1 | A |
| E_{AS} | Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 50\text{ V}$) | 105 | mJ |

2 Electrical characteristics

($T_{CASE} = 25^\circ\text{C}$ unless otherwise specified)

Table 5: On/off states

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------|-----------------------------------|--|------|------|----------|---------------|
| $V_{(BR)DSS}$ | Drain-source breakdown voltage | $V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$ | 650 | | | V |
| $I_{DS(on)}$ | Zero gate voltage drain current | $V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$ | | | 1 | μA |
| | | $V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}, T_c = 125^\circ\text{C}$ ⁽¹⁾ | | | 100 | μA |
| I_{GSS} | Gate body leakage current | $V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$ | | | ± 10 | μA |
| $V_{GS(th)}$ | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$ | 2 | 3 | 4 | V |
| $R_{DS(on)}$ | Static drain-source on-resistance | $V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$ | | 0.79 | 0.90 | Ω |

Notes:

⁽¹⁾Defined by design, not subject to production test.

Table 6: Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|------------------------------|-------------------------------|---|------|------|------|----------|
| C_{iss} | Input capacitance | $V_{GS} = 0 \text{ V}, V_{DS} = 100 \text{ V}, f = 1\text{MHz}$ | - | 315 | - | pF |
| C_{oss} | Output capacitance | | - | 18 | - | pF |
| C_{rss} | Reverse transfer capacitance | | - | 1 | - | pF |
| $C_{oss\ eq}$ ⁽¹⁾ | Equivalent output capacitance | $V_{DS} = 0 \text{ V} \text{ to } 520 \text{ V}, V_{GS} = 0 \text{ V}$ | - | 109 | - | pF |
| R_G | Intrinsic gate resistance | $f = 1 \text{ MHz}, I_D = 0 \text{ A}$ | - | 6.6 | - | Ω |
| Q_g | Total gate charge | $V_{DD} = 520 \text{ V}, I_D = 5 \text{ A}$ $V_{GS} = 10 \text{ V}$ (see Figure 15: "Test circuit for gate charge behavior") | - | 10 | - | nC |
| Q_{gs} | Gate-source charge | | - | 2.5 | - | nC |
| Q_{gd} | Gate-drain charge | | - | 5 | - | nC |

Notes:

⁽¹⁾ $C_{oss\ eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------|---------------------|--|------|------|------|------|
| $t_{d(on)}$ | Turn-on delay time | $V_{DD} = 325 \text{ V}, I_D = 2.5 \text{ A}, R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform") | - | 7.5 | - | ns |
| t_r | Rise time | | - | 6.6 | - | ns |
| $t_{d(off)}$ | Turn-off delay time | | - | 22.5 | - | ns |
| t_f | Fall time | | - | 18 | - | ns |

Table 8: Source drain diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------------|-------------------------------|---|------|------|------|---------------|
| I_{SD} | Source-drain current | | - | | 5 | A |
| $I_{SDM}^{(1)}$ | Source-drain current (pulsed) | | - | | 10 | A |
| $V_{SD}^{(2)}$ | Forward on voltage | $I_{SD} = 5 \text{ A}, V_{GS} = 0 \text{ V}$ | - | | 1.6 | V |
| t_{rr} | Reverse recovery time | $I_{SD} = 5 \text{ A}, V_{DD} = 60 \text{ V}$ $di/dt = 100 \text{ A}/\mu\text{s}$, (see <i>Figure 16: "Test circuit for inductive load switching and diode recovery times"</i>) | - | 276 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 1.7 | | μC |
| I_{RRM} | Reverse recovery current | | - | 12.5 | | A |
| t_{rr} | Reverse recovery time | $I_{SD} = 5 \text{ A}, V_{DD} = 60 \text{ V}$ $di/dt = 100 \text{ A}/\mu\text{s}$, $T_j = 150 \text{ }^\circ\text{C}$ (see <i>Figure 16: "Test circuit for inductive load switching and diode recovery times"</i>) | - | 312 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 1.9 | | μC |
| I_{RRM} | Reverse recovery current | | - | 12.4 | | A |

Notes:

(1)Pulse width limited by safe operating area.

(2)Pulsed: pulse duration = 300 μs , duty cycle 1.5 %.

2.1 Electrical characteristics (curves)

Figure 2: Safe operating area




Figure 3: Thermal Impedance




Figure 4: Output characteristics




Figure 5: Transfer characteristics




Figure 6: Gate charge vs gate-source voltage




Figure 7: Static drain-source on-resistance










Figure 8: Capacitance variations**Figure 9: Output capacitance stored energy****Figure 10: Normalized gate threshold voltage vs temperature****Figure 11: Normalized on-resistance vs temperature****Figure 12: Normalized V(BR)DSS vs temperature****Figure 13: Source-drain diode forward characteristics**

3 Test circuits

Figure 14: Test circuit for resistive load switching times




Figure 15: Test circuit for gate charge behavior




Figure 16: Test circuit for inductive load switching and diode recovery times




Figure 17: Unclamped inductive load test circuit




Figure 18: Unclamped inductive waveform





Figure 19: Switching time waveform



4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com.
ECOPACK® is an ST trademark.

4.1 TO-220FP ultra narrow leads package information

Figure 20: TO-220FP ultra narrow leads package outline




Table 9: TO-220FP ultra narrow leads mechanical data

| Dim. | mm | | |
|------|-------|------|-------|
| | Min. | Typ. | Max. |
| A | 4.40 | | 4.60 |
| B | 2.50 | | 2.70 |
| D | 2.50 | | 2.75 |
| E | 0.45 | | 0.60 |
| F | 0.65 | | 0.75 |
| F1 | - | | 0.90 |
| G | 4.95 | | 5.20 |
| G1 | 2.40 | 2.54 | 2.70 |
| H | 10.00 | | 10.40 |
| L2 | 15.10 | | 15.90 |
| L3 | 28.50 | | 30.50 |
| L4 | 10.20 | | 11.00 |
| L5 | 2.50 | | 3.10 |
| L6 | 15.60 | | 16.40 |
| L7 | 9.00 | | 9.30 |
| L8 | 3.20 | | 3.60 |
| L9 | - | | 1.30 |
| Dia. | 3.00 | | 3.20 |

5 Revision history

Table 10: Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 04-Aug-2016 | 1 | First release. |
| 08-Sep-2016 | 2 | Document status updated from preliminary to production data. |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved