eGaN® FET DATASHEET EPC2023

EPC2023 – Enhancement Mode Power Transistor

 \overline{V}_{DS} , 30 V $R_{DS(on)}$, $1.45 \text{ m}\Omega$ $\overline{\mathsf{I}_{\mathsf{D}}}$, 90 A









Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low R_{DS(on)}, while its lateral device structure and majority carrier diode provide exceptionally low $Q_{\scriptscriptstyle G}$ and zero $Q_{\scriptscriptstyle RR}$. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings				
V _{DS}	Drain-to-Source Voltage (Continuous)	30 V		
• 03	Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	36	·	
I _D	Continuous ($T_A = 25^{\circ}C$, $R_{\theta JA} = 6^{\circ}C/W$)	90	۸	
טי	Pulsed (25°C, T _{PULSE} = 300 μs)	590	Α	
V _{GS}	Gate-to-Source Voltage	6	V	
V GS	Gate-to-Source Voltage	-4	V	
Tj	Operating Temperature -40 to 150		°C	
T _{STG}	Storage Temperature	-40 to 150		



EPC2023 eGaN® FETs are supplied only in passivated die form with solder bumps. Die Size: 6.05 mm x 2.3 mm

Applications:

- High Frequency DC-DC Conversion
- · Point-of-Load (POL) Converters
- Motor Drive
- Industrial Automation

www.epc-co.com/epc/Products/eGaNFETs/EPC2023.aspx

	Static Characteristics (T _J = 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS MIN		ТҮР	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	$V_{GS} = 0 \text{ V, } I_D = 1.3 \text{ mA}$	30			V
I _{DSS}	Drain Source Leakage	$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$		0.1	1	mA
	Gate-to-Source Forward Leakage	$V_{GS} = 5 \text{ V}$		1	9	mA
I _{GSS}	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		0.1	1	mA
$V_{GS(TH)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 20 \text{ mA}$	0.8	1.4	2.5	V
R _{DS(on)}	Drain-to-Source On Resistance	$V_{GS} = 5 \text{ V, } I_{D} = 40 \text{ A}$		1.15	1.45	mΩ
V _{SD}	Source-to-Drain Forward Voltage	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.5		V

All measurements were done with substrate connected to source.

Thermal Characteristics				
		TYP	UNIT	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.4	°C/W	
$R_{\theta JB}$	Thermal Resistance, Junction to Board	1.1	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	42	°C/W	

Note 1: R_{BJA} is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See \ http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for \ details.$ eGaN® FET DATASHEET EPC2023

	Dynamic Characteristics (T₁= 25°C unless otherwise stated)					
	PARAMETER	TEST CONDITIONS MIN		ТҮР	MAX	UNIT
C _{ISS}	Input Capacitance			2150	2600	
C _{RSS}	Reverse Transfer Capacitance	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$		100		
C _{oss}	Output Capacitance			1530	2300	pF
C _{OSS(ER)}	Effective Output Capacitance, Energy Related (Note 2)	$V_{DS} = 0$ to 15 V, $V_{GS} = 0$ V		1850		ρr
C _{OSS(TR)}	Effective Output Capacitance, Time Related (Note 3)	V _{DS} = 0 to 13 V, V _{GS} = 0 V		2020		
R_{G}	Gate Resistance			0.3		Ω
Q_{G}	Total Gate Charge	$V_{DS} = 15 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 40 \text{ A}$		19	25	
Q_{GS}	Gate-to-Source Charge			5.7		
Q_{GD}	Gate-to-Drain Charge	$V_{DS} = 15 \text{ V, } I_D = 40 \text{ A}$		3.2		nC
Q _{G(TH)}	Gate Charge at Threshold			4		inc
Q _{oss}	Output Charge	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}$		30	45	
Q_{RR}	Source-to-Drain Recovery Charge			0		

Note 2: $C_{OSS(RN)}$ is a fixed capacitance that gives the same stored energy as C_{OSS} while V_{DS} is rising from 0 to 50% BVDSS. Note 3: $C_{OSS(RN)}$ is a fixed capacitance that gives the same charging time as C_{OSS} while V_{DS} is rising from 0 to 50% BVDSS.

Figure 1: Typical Output Characteristics at 25°C




Figure 3: R_{DS(on)} vs. V_{GS} for Various Drain Currents




Figure 2: Transfer Characteristics





Figure 4: R_{DS(on)} vs. V_{GS} for Various Temperatures



eGaN® FET DATASHEET **EPC2023**






Figure 5b: Capacitance (Log Scale)




Figure 6: Output Charge and Coss Stored Energy




Figure 7: Gate Charge







Figure 8: Reverse Drain-Source Characteristics





All measurements were done with substrate shortened to source

eGaN® FET DATASHEET EPC2023








Figure 12: Transient Thermal Response Curves




t_p, Rectangular Pulse Duration, seconds



eGaN® FET DATASHEET **EPC2023**

TAPE AND REEL CONFIGURATION



	EPC2023 (note 1)		
Dimension (mm)	target	min	max
а	12.00	11.70	12.30
b	1.75	1.65	1.85
c (see note)	5.50	5.45	5.55
d	4.00	3.90	4.10
е	4.00	3.90	4.10
f (see note)	2.00	1.95	2.05
g	1.50	1.50	1.60


Die is placed into pocket solder bar side down (face side down)

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard. Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, $\frac{1}{2}$ not the pocket hole.

DIE MARKINGS



Dovt		Laser Marking	
Part Number	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2023	2023	YYYY	ZZZZ



	Micrometers			
DIM	MIN	Nominal	MAX	
Α	6020	6050	6080	
В	2270	2300	2330	
c	2047	2050	2053	
d	717	720	723	
e	210	225	240	
f	195	200	205	
g	400	400	400	

Pad 1 is Gate

Pads 2,5,6,9,10,13,14,17,18,21,22,

25,26,29 are Source

Pads 3,4,7,8,11,12,15,16,19,20,23,

24,27,28 are Drain

Pad 30 is Substrate

eGaN® FET DATASHEET EPC2023

RECOMMENDED LAND PATTERN

(units in µm)

6050

180

180


2 4 6 8 10 12 14 16 18 20 22 24 26 28 30

Land pattern is solder mask defined Solder mask opening is 180 μm It is recommended to have on-Cu trace PCB vias

RECOMMENDED STENCIL DRAWING

400 X28

(units in µm)



Recommended stencil should be 4 mil (100 μ m) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

Additional assembly resources available at http://epc-co.com/epc/DesignSupport/ AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN° is a registered trademark of Efficient Power Conversion Corporation.
U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012

Information subject to change without notice.
Revised August, 2017